A complete pipelined parallel CORDIC architecture for motion estimation
نویسندگان
چکیده
منابع مشابه
A Complete Pipelined Parallel CORDIC Architecture for Motion Estimation
We propose a novel fully-pipelined parallel CORDIC architecture (CORDIC-DXT-ME) employing the DCT PseudoPhase Techniques for Motion Estimation. Its low computational complexity, O(N2) as compared with O ( N " ) of BKlI ME; makes it fascinating in real time applications. In addition, the DCT-based nature enables us to replace all multipliers by CORDICs with simple shift-and-add operations and t ...
متن کاملCordic based parallel/pipelined architecture for the Hough transform
We present the design of parallel architectures for the computation of the Hough transform based on application-specific CORDIC processors. The design of the circular CORDIC in rotation mode is simplified by the a priori knowledge of the angles participating in the transform and a high throughput is obtained through a pipelined design combined with the use of redundant arithmetic (carry save ad...
متن کاملA Complete Pipelined Parallel CORDIC Architecture For Motion Estimation - Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on
In this paper, a novel fully pipelined parallel CORDIC architecture is proposed for motion estimation. Unlike other block matching structures, it estimates motion in the discrete cosine transform (DCT) transform domain instead of the spatial domain. As a result, it achieves high system throughput and low hardware complexity as compared to the conventional motion estimation design in MPEG standa...
متن کاملA Fully Piplelined Parallel CORDIC Architecture for Half-pel Motion Estimation
Based o n the concept of pseudo-phase and the sinusoidal orthogonal principles, we design a novel low-complexity and high throughput C O R D I C (Coordinate Rotat ion Digital Computer) architecture f o r half-pel mot ion est imation. T h e proposed multiplier-free and fully-pipelinedparallel architecture works solely at D C T domain without interpolation of i npu t images t o meet the needs of ...
متن کاملPipelined Parallel FFT Architecture
ABSTARCT: In this paper, an optimized efficient VLSI architecture of a pipeline Fast Fourier transform (FFT) processor capable of producing the reverse output order sequence is presented. Paper presents Radix-2 multipath delay architecture for FFT calculation. The implementation of FFT in hardware is very critical because for calculation of FFT number of butterfly operations i.e. number of mult...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
سال: 1998
ISSN: 1057-7130
DOI: 10.1109/82.673651